RD53A is a large scale 65 nm CMOS pixel demonstrator chip that has been developed by the RD53 collaboration for very high rate (3 GHz/cm 2 ) and very high radiation levels (500 Mrad, possibly 1 Grad) for ATLAS and CMS phase 2 upgrades. It features serial powering operation and design variations in the analog and digital pixel matrix for different testing purposes. The design and verification of RD53A are described together with an outline of the plans to develop final pixel chips for the two experiments.
Introduction
The next generation of hybrid pixel detectors for the phase-2 upgrade of ATLAS and CMS experiments at HL-HLC (planned for 2024-26) sets unprecedented design requirements, including high granularity (small pixels with either 50×50 or 25×100 µm 2 ), large chips (∼2×2 cm 2 ), high occupancy, with a corresponding estimated 3 GHz/cm 2 hit rate, and extreme radiation tolerance up to 1 Grad of Total Ionizing Dose (TID). The RD53 collaboration addresses these issues by proposing a 65 nm baseline technology. The main activities of the collaboration over the years have included i) an extensive radiation testing aimed to determine how best to obtain sufficient radiation hardness [1, 2] , ii) the development of tools and methodology for efficiently designing large complex mixed signal chips, iii) the implementation and test of various test structures, building blocks (Intellectual Properties, IPs) and small pixel arrays and iv) the design and characterization of a full scale demonstrator pixel chip, called RD53A, which is the object of the presented work.
Specifications and floorplan
As shown in Table 1 , the goal of the RD53A chip is to demonstrate in a large format integrated circuit the suitability of the chosen 65 nm technology for the HL-LHC upgrades of ATLAS and CMS in terms of radiation tolerance, stable low threshold operation and high hit and trigger rate capabilities. RD53A is not intended to be a final production chip for use by the experiments, as it contains design variations for testing purposes, making the pixel matrix non-uniform. It is, however, meant to form the basis for their design, as it is intended to be easily scalable and tailored according to the experiment specifications. Figure 1 (a) reports the chip floorplan. RD53A has a size of 20×11.8 mm 2 and is fabricated on a shared engineering wafer run. The sensitive area of the chip consists of an array of 192×400 pixels of 50×50 µm 2 . The periphery is placed at the bottom of the chip and contains all the global circuitry needed for biasing, configuration, monitoring and readout: all the analog building blocks are contained in a macroblock called Analog Chip Bottom and are surrounded by all the synthesized logic blocks, grouped in the Digital Chip Bottom. The wire bonding pads are organized as a single row at the bottom chip edge.
RD53A is designed to operate with serial powering, that has been identified as a viable scheme to supply the inner tracker with the required power within an acceptable material budget and power losses in cables. For supporting such an operation special voltage regulators called Shunt-LDOs [3] are used, which combine a Low Drop-Out linear voltage regulator with a shunt regulator. 
Pixel Matrix
The RD53A pixel matrix is built up of cores of 8×8 pixels. As shown in Figure 1 (b), the floorplan of the pixels within a core is such that the analog front ends (FEs) of groups of four pixels are placed next to each other, forming so called analog quads or analog islands; each quad is then surrounded by digital synthesized logic.
RD53A contains three different analog FE designs allowing for detailed performance comparison ( Figure 2 ): the Differential FE uses a differential gain stage in front of the discriminator and implements a threshold by unbalancing the two branches; the Linear FE implements a linear pulse amplification in front of the discriminator, which compares the pulse to a threshold voltage; the Synchronous FE uses a baseline auto-zeroing scheme that requires periodic acquisition of a baseline instead of pixel-by-pixel threshold trimming. Common to all FEs is the calibration injection circuit, which allows both to generate two consecutive signals of same polarity and to inject different charges in neighboring pixels at same time. The designs feature same layout area and bump bond pads, making them easily interchangeable on the pixel matrix layout. The bias distribution follows the same organization for all three FE flavors.
The digital logic in a core is synthesized as one single circuit and handles all processing of the binary outputs, including masking, digital injection, Time over Threshold (ToT) counting, storage of ToT values, latency timing, triggering and readout. Each core contains multiple pixel regions, which share data buffering logic. This section has been optimized extensively: digital buffering architectures at behavioral and RTL level have been simulated using a dedicated environment called VEPIX53 [4] , which was also reused for extensive functional verification. The environment supports the injection of both internally generated, realistic-looking clusters of hits at the HL-LHC rates and physics Monte Carlo data.
Two different, optimized readout architectures have been implemented in RD53A for the pixel regions, featuring comparable performance: the Centralized Buffering Architecture (CBA) and Distributed Buffering Architecture (DBA). The former features a pixel region size of 4×4 pixels, while the latter is 1×4. In both cases, hit time information is stored by region; ToT information, on the other hand, is stored by pixel in the DBA, while in the CBA there is a shared memory.
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Chip Periphery
The Digital Chip Bottom (schematized in Figure 3 ) contains all the blocks in charge of control and processing and consists of high level description code synthesized together during top level integration. RD53A is fully controlled with a serial 160 Mbps input stream using a custom protocol, which encodes clock and commands on a single link. The protocol consists of a continuous stream of 16-bit frames, is DC-balanced with short run length and has built-in framing and error detection. All pixel data, configuration data and messages are output on 1 to 4 parallel lanes (programmable) at 1.28 Gbps nominal bandwidth. The encoding used is the Xilinx Aurora 64b/66b protocol.
Global configuration registers are synthesized in the Digital Chip Bottom, featuring 9-bit address and 16-bit data, and are protected from Single Event Upsets (SEUs) using triple modular redundancy. Each pixel, on the other hand, contains up to 8 local configuration bits implemented with standard latches; long term SEU protection is obtained through trickle configuration, i.e. all configuration can be refreshed during operation by continually writing data in between triggers.
The Analog Chip Bottom contains all analog IPs, is assembled in analog environment and simulated with analog and mixed-signal simulator. It provides current reference to DACs, global analog FE bias, calibration circuit voltage levels and it also monitors temperature, total dose, currents/voltages in different parts of the chip by means of a 12-bit ADC. All the analog building blocks, including the FEs, were previously simulated using a dedicated radiation simulation model, prototyped, tested and characterized in radiation environment at least up to 500 Mrad TID [5] .
Functional Verification
As mentioned in Section 3, the functional verification of RD53A has taken place using the VEPIX53 environment, which puts into practice some of the advanced features provided by SystemVerilog and the Universal Verification Methodology (UVM) library such as the generation of constrained-random inputs, output prediction, automatic checking and coverage collection.
The adopted approach for the functional verification of RD53A consists of both constrainedrandom and directed testing. The former is based on the generation of inputs, either internal or from Monte Carlo data, in agreement with the HL-LHC operating conditions, and was applied mainly for verifying the triggered hit data path, from the pixel array to the Aurora output. The latter instead was used for addressing single specific functions in the chip periphery.
For the final debug of the chip, regressions containing a set of the most relevant functional tests were run at both Register Transfer Level (RTL) and gate level at every design iteration until receiving an all-pass result.
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Conclusion
The goal of the RD53A chip is to demonstrate the feasibility of 65 nm technology with respect to the challenging requirements set by the future HL-LHC experiment upgrades. The guidelines elaborated by RD53 over the years (radiation tolerance, digital architecture, floorplan, serial powering, verification) have been put into practice for the chip design using the developed, prototyped and tested IP library. This results in the co-existence on the same chip of different analog FE flavors and digital pixel array architectures. RD53A has been submitted on a shared engineering run with expected delivery in November 2017; the preparation for chip testing is ongoing.
The RD53 Collaboration has formally proposed to make the final ATLAS and CMS pixel readout chips. The future developments related to them include the selection of a single analog FE variant, an increase of the pixel array size and the inclusion of additional functionality according to experiment specifications. Further optimizations, finally, will be done with respect to power consumption, digital architecture, and SEU immunity.
